I. INTRODUCTION
Currently, high-accuracy AID converters usually employ delta-sigma modulation. Convertcrs designed this way are used mainly in telecommunication and consumer electronics aodications. such as CD audio. In these areas. the converters (n = 6 bits, Kn = .0818Vr,f).
tnlerate nttwt and gain e r "
linearitv. low offset and gain errors. and thev often &st analog components is a'so a great advantage. ,.
c have high resolution and low power consumption. Thus, The incremental (or integrating) converter is capable of filling the gap between medium resolution, low-offset Nyquistand the high resolution, high-offset AX As an illustration, first the first-order incremental Its operation (which is close to that of the dual-slope principle) is as follows (Fig. I(b) ). At the beginning of a new conversion, the integrator in the loop and the output counter are both reset. Next, a fixed number (2n) of integration steps are performed (considering a discrete-time integrator), where 'ri is the required resolution in bits. Whenever the input to the comparator exceeds zero, its output becomes 1, and -Vref is added to the input of the analog integrator. After 2 n steps, the output ofthe integrator (which is bounded by (-Vrcf>Kn))
where AT is the number of clock periods when feedback was applied. This implies that
where t E [-1,1] . Generating N with a simple counter at the output of the modulator, one can easily get the digital representation ofthe input signal.
The incremental converter is structurally similar to the conventional delta-sigma (AX) converter, but there are significant differences: (i) the converter does not operate continuously; (ii) both the analog and digital integrator are reset after each conversion; and (iii) the decimating filter following the AX modulator is realized with a much simpler structure (in this case, with a simple counter). The first-order incremental converter's biggest drawback is that its conversion rate is very slow compared to its clock frequency. To reduce the number of cycles during one conversion, several improvements have been proposed [2]- [7] .
Another way of extending the resolution of the incremental converters is to use higher-order single-stage modulators.
Even though converters based on this structure appear to be commercially available [S]-[l I], their theory and design methodology is only discussed very sketchily in the open literature (e.g. [12]-[14] ).
In the following, the structure and operation of a higherorder incremental converter will be discussed.
II. OPERATION OF THE SECOND-ORDER INCREMENTAL CONVERTER
The basic block diagram o f a higher-order incremental converter is shown in Fig. 2 . The converter consists of a discretetime (e.g., switched-capacitor) AX modulator, a digital filter and a control circuit. The operation will be discussed in terms of a second-order cascaded-integrator/feedforward modulator structure [ 151 shown in Fig. 3 .
As for the first-order modulator, all memory elements in the analog and digital domain must be reset at the beginning of each conversion cycle. Then, Vi, is applied to the input of the first integrator for the first 71 clock cycle. Thus, a transient operation is achieved. Using the notations of Fig. 3 , the output signals of all analog integrators will next be derived in the time domain after the first n clock cycles. proportional to the values of these scale factors. In practice, however, these parameters cannot be chosen independently. The larger the number of clock periods ( 1 1 ) per conversion cycle is, the smaller the scaling coefficients must be, in order to avoid overloading the integrators. Thus, an optimum choice of71 is necessary. It can be found in the following steps:
1. Limit the maximum allowable value of the input signal to a fraction of Vref. This is required, as higher-order structures will become unstable if the input signal is allowed to approach Vr. 
S. After repeating the previous two steps a few (2 -3)
times, usually neither the coefficients nor n will change sienificantlv. At this uoint. the smallest allowable number 
Thus, the remaining quantization error can be found in analog form at the output of the last integrator. Note that this derivation is valid only if the digital filter following the modulator is a direct realization of Eq. (6) (cf. Sec. 111).
From Eq. (7) the equivalent number ofbits (ENOB) can be derived as
where n >> 1 was assumed.
Note that although VLSB and thus nhit depends on the scaling coefficients of the analog loop, the ratio of the input signal and the reference signal is independent of them (cf.
Eq. (6)). Thus, the conversion is insensitive to the accuracy errors of the realization of these coefficients. In design, one needs to find the lowest value of n consistent with the required resolution. Clearly, the resolution increases
DIGITAL FILTER DESIGN

A. Direct Calculation of the Output
As discussed in the preceding Section, the conceptually simplest filter to produce the digital output of the converter is a filter implementing the formula given in Eq. (6). A straightforward approach to realize this filter is the use of the digital Cascade-of-Integrators (Col) structure, which calculates directly the required multiple sums. Assuming onebit quantization, the first stage can be realized simply with an up-down counter. All the other stages must be implemented as digital integrators with adequate register width, which can be either calculated [I71 or found by simulation.
For a first-order converter, the digital output filter is also a first-order integrator, i.e., the output value contains the average of the input signal. Hence, if the total conversion period (n x (1/ fclk)) is matched to the period ofan incoming periodic noise source (such as line frequency disturbances), a first-order cancellation is automatically achieved. This property is similar to that of the dual-slope converter. However, in a higher-order structure, multiple integrators are used for the calculation of the output. Since the converter operates in transient mode, the digital filter can he implemented by an accumulate-and-dump structure. Hence, the final output of this filter is a weighted sum of the modulator's output samples. Fig. 4 shows the weighting functions of three digital Cascade-of-Integrators (Col) filters. Clearly, due to the non-symmetrical weighting of higher-order filters, the periodic disturbances cannot be eliminated.
A first-order cancellation can he achieved, however, by including a sample-and-hold (SiH) stage at the input of the loop. lfthe system is operated at twice the noise frequency, and two consecutive outputs are averaged, a first-order cancellation can still be achieved. In some applications, such as control loops or multiplexed inputs, a SIH stage may be needed anyway.
Simulation results (Fig. 5 ) show good agreement with the discussions above. Fig. 5(a) shows the quantization error of a second-order incremental converter, calculated from the output of the second digital integrator (with IO-bit resolution). Clearly, the resolution is only I O bit due to the high error peaks at large inputs. Fig. 5(b) shows the inverted output of the second analog integrator at the end of the conversion. It can be seen that Eq. (9) holds.
B. Filtering using SincL,filters
In DC and low-frequency measurements, it is important to suppress environmental noises, especially line frequency disturbances. In this section, another filtering technique is discussed, which is able to provide adequate suppression of these noises. The proposed method can be used for first-as well as higher-order converters.
The so-called s i x ' filter [17], [IS] , optimized for AX modulators [16] , [19] , is the cascade of first-order averaging filters, and thus it is capable of suppressing periodic distur- 
where L is the order of the filter, &I is the decimation ratio, However, there are some conditions which must be satisfied by these parameters. First, if the filter is used to suppress periodic noises at the line frequency (fi) and its multiples, then its first notch (fl = fS/M) must be set to fi. This leaves fs as a variable to determine. However, too large fs causes too tight requirements for the op-amps in the analog loop, while too small f 3 causes worse thermal noise (kT/C noise) suppression of the switched-capacitor modulator.
From the derivation of Sec. II it can be seen that the order of the digital filter ( L ) must be at least the same as the order of the analog loop (La). Analysis of classical AX structures [I91 shows that much better performance can be achieved if the order of the digital filter L is greater by one than La, i.e. L = La + 1. Higher-order filters will not improve the SNR any further.
Another condition on L and hf is that due to the transient operation of this converter, all the registers of the digital filter must be filled with valid data to get a correct digital output. The transient length of the filter (calculated from Eq. (12)) is N = LA{ -( L -1). If it is realized as Cascaded Integrators and Comb-filter stages [17], its length is somewhat greater: N = LAf. This is the minimum number of cycles the filter has to be operated for valid results.
In Sec. 11, the minimum number of clock periods (n) was derived as a function of the required resolution (Eq. (IO)).
However, the results were based on the Cascade-of-Integrators (Con filter structure (cf. the previous subsection). As the sincL filter discussed here is not the optimal one, it needs more clock periods for a required resolution.
To fulfill all the above requirements, the following "cookbook" procedure is suggested:
1. Choose the analog modulator order ( L a = 2 , 3 , . . . );
2. This determines the order of the sinc filter ( L = L , + 1);
3. Find nmin = 7 1 , the required number of cycles using Eq. (IO) and the iterative procedure described there; increase nrnin until L becomes its divider; 7. Repeat the last two steps until the desired resolution is achieved.
8. When 71$>,in and thus M is found, the clock frequency can be calculated as f s = M f i , where f i is the line frequency. Note that with the increase of nmin, the scaling coefficients also have to he updated to prevent the overRow of the analog integrators. However, in practice, the algorithm is not too sensitive, and with a few iteration steps one can get good parameters for a given resolution.
Also, it should he noted that the described algorithm did not take into account the presence of thermal noise, which depends on the sampling frequency and the capacitor values of the modulator. If the size of the capacitors becomes too large with the f a derived from the noiseless case above, then fs must be increased until the desired SNR is achieved. In this case, the resolution limiting factor will he not the quantization error hut the thermal noise.
As an example for the ideal model, nrllir, = 537 is required for a second-order modulator with umax = 0.66Vr,f and 16-hit resolution. Using only second-order sinc-filter, the required number of cycles for the .same resolution hecomes 1092, showing the ineffectiveness of this structure. However, using third-order sinc-filter, the required number of cycles drops to 71. = 576, which is hardly larger then the ideal one, while at the same time it has the useful property of periodic noise suppression.
C. improved Line Frequency Suppression
As discussed in the previous section, incremental converters with sinc-filters can suppress periodic noise disturbances, such as the one coming from the power line. However, in some critical applications the suppression available with simple sincfilters may not he adequate, especially if the line frequency and/or the on-chip oscillator frequency can drift. In such cases, the zeros ofthe digital filter can he staggered around the notches, thus widening the frequency range around fi, where the rejection is high.
To modify the zeros of the filter, the rotated sinc filter (RS) [20] proposed for AX structures can he used. A second-order factor of its transfer function is of the form where i = e J Z r r f / f . and a represents the angle of the modified complex conjugate zeros. If LY = 0, the expression simplifies to the transfer function of a second-order classical sinc filter. For the properties of this filter and the implementation details the reader is referred to [20] and [21] . Here, only a comparison of different filtering and available rejections is discussed. Fig. 6 compares the achievable rejection around the line frequency using various filter configurations. The dash-dot line shows the rejection of a third-order sinc-filter around the line frequency. The dashed line shows the rejection of a fourthorder sinc-filter. Finally, the solid line illustrates the rejection of the same fourth-order filter with modified zeros, and thus with widened stopband. If the required attenuation ofthe line frequency is -110 dB, then the third-order, fourth-order and modified fourth-order filter can obtain this attenuation in the ranges f i i 1.5%, f i It 4% and f i i 6.5%, respectively. Similar techniques can he used to suppress both f l , = 50
Hz and fr2 = 60 Hz simultaneously, using thc same clock frequency. Table I compares several different modulators using various filters. The resolution is 16 hits, while the total number of cycles changes according to the discussions of the previous sections.
IV. COMPARISON
The fastest settling time is obtained when the converters are used with same-order Col filter. However, if the suppression of the line frequency is also a requirement, then an Lth-order modulator with an L + 1st-order sinc-filter may he the right
